| Name: <br> Matr. No.: | Sample Test SY-SOC S14-ST |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Time 120 minutes <br> - use of class documents allowed - |  |  |  |  |  |
|  |  |  |  | Percent: <br> Grade: |  |  |
| 1 | 2 | 3 | 4 | 5 |  | $\Sigma$ |

## (1) General SoC Questions

(1.1) - RISC / CISC Architecture

- Memory types
- Floating and fixed-point arithmetic
- I-Cache / D-Cache (reasons, benefits)
- Pipelining architecture (pros / cons; branch prediction)
- Interrupt mechanism (hardware, software)
- FPGA integrated CPUs, soft cores (i.e. PicoBlaze, MicroBlaze)


## (2) SoC Block Diagram for an Industrial Control System

(2.1) Complete the following block diagram for an industrial AC drive control system. The diagram should contain:

- Required user logic blocks
- IP block (available logic)
- Processor
- bus systems
- signal connections




## (3) DSP

State feedback control has to be designed with fixed point arithmetic. The state feedback coefficients are given by

$$
F=\left[\begin{array}{llll}
4.231 & -7.323 & 14.2 & 9.43
\end{array}\right]
$$

For the coefficients 14 bits are available; data is stored in 10 bit words.
(3.1) Select optimal fixed point format for $F$ (maximum precision, maximum possible number of fractional bits). What are the possible minimum and maximum values for this format?
(3.2) What is the decimal weight for each bit position?
(3.3) Draw a detailed block diagram for the product $u=F x$ and write down the fixed point formats after each sum and each product (enough digits to prevent overflows).

## (4) SoC Hardware

PI Controller in hardware is required for performance reasons. A user logic AXI block for hardware solution of the PI controller should be designed. The PI controller parameters (proportional and integral gain) are:

$$
p \text { gain }=0.8 \text { and } i \text { gain }=0.15 .
$$

Word size of 16 bits should be used for coefficients and for data (signed fixed point integer).
(4.1) Calculate the fixed point values for $p \_$gain and $i \_g$ gain in int 16.14 format.
(4.2) Analyze the hardware system according to the following figure:


| $\stackrel{+}{+}$ | Bus Interfaces | Ports | Addresses |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  |  | Bus Name | IP Type | IP Version |
| axi4-2 |  |  |  | t axi_interse... | 1.06.a |
| - axilite_0 |  |  |  | th axi_interso... | 1.06.a |
| - microblaze_0_dimb |  |  |  | th Imb_vil | 2.00.b |
| - microblaze_0_ilmb |  |  |  | It Imb_v10 | 2.00.b |
| (t) microblaze_0 |  |  |  | t microblaze | 8.50.c |
| + microblaze_0_bram_black |  |  |  | It bram_block | 1.00, a |
| + microblaze_0_d_bram_ctr! |  |  |  | t Imb_bram_i... | 3.10.c |
| + microblaze_0_ ibram_ctr! |  |  |  | t Imb_bram_i... | 3.10.c |
| †-MCB_DDR2 |  |  |  | th axi_s6_ddrx | 1.06.a |
| † debug_module |  |  |  | t mdm | 2.10.a |
| [+- microblaze_0_inte |  |  |  | d axiointc | 1.04.a |
| +] axitimer_0 |  |  |  | It axi_timer | 1.03.a |
| [ + RS232_Uart_1 |  |  |  | I axi_uartlite | 1.02.a |
| (+) pictr! 0 |  |  |  | $\square_{0}$ pictrl | 1.00.a |
| - clack_generator_0 |  |  |  | th clock_gene... | 4.03.a |
| - proc_sys_reset_0 |  |  |  | \$ proc_sys_re... | 3.00.a |

(4.3) Assume that you created a userlogic. vhd file with register support for hardware PI controller block. Moreover the library ieee.std_logic_arith.all has been included to allow for conversion between std_logic_vector and integer (and subtypes of integer).
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
Hints:
a) conversion from std_logic_vector to integer:
conv_integer(signed(<std_logic_vector_signal>))
b) conversion from integer to std_logic_vector:

```
conv_std_logic_vector(<integer_var>, <n_bits>)
```

Write the userlogic.vhd file for PI controller hardware calculation. Take care that a start condition exists to calculate one discrete step. Input and output data is transferred by registers.
(4.4) Explain the major elements which carry out the algorithm. Use the supplied synthesis report below:

HDL Synthesis Report
Macro Statistics
\# Multipliers : 2
16x13-bit multiplier $: 1$
16x15-bit multiplier $: 1$
\# Adders/Subtractors : 2
32-bit adder : 2
\# Registers : 2
32-bit register : 2
\# FSMs : 1

Device utilization summary:
----------------------------

Selected Device : 6slx45csg324-3

Slice Logic Utilization:
Number of Slice Registers: 2 out of 54576 0\%
Number of Slice LUTs: 3 out of 27288 0\% Number used as Logic: 3 out of 27288 0\%

Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 5 Number with an unused Flip Flop: 3 out of 5 60\% Number with an unused LUT: 2 out of 5 40\% Number of fully used LUT-FF pairs: 0 out of 500 Number of unique control sets: 1

IO Utilization:
Number of IOs: 99
Number of bonded IOBs: 83 out of 218 38\%

Specific Feature Utilization:
Number of BUFG/BUFGCTRLs: 1 out of 16 6\%
Number of DSP48A1s: 2 out of 58 3\%

## (5) SoC Software

The software side for the PI controller hardware should be written.
(5.1) Assume that xparameters.h contains the base address for the PI controller hardware:
/* Definitions for peripheral PICTRL_0 */ \#define XPAR_PICTRL_0_BASEADDR 0x76400000
Write the driver for your PI controller hardware from (4) producing a similar output as below:
-- PI (Hardware) Test V0.0a ---
=> s
[integr] $=2458$
[pi_out] = 13107
=> s
[integr] $=4916$
[pi_out] = 15565
=> s
[integr] $=7374$
[pi_out] = 18023
=> s
[integr] $=9832$
[pi_out] = 20481
=> s
[integr] = 12290
[pi_out] = 22939
=> s
[integr] $=14748$
[pi_out] $=25397$
=> s
[integr] $=17206$
[pi_out] $=27855$
=> s
[integr] = 19664
[pi_out] = 30313
=> x
[integr] = 22122
[pi_out] = 32771
Thank you for using PI.
Is the output reasonable?
(5.2) Analyze the program code and data sections according to address map and the elf header listing.


What could be done to speed up program execution (Hint: linking progress)?

[^0]
[^0]:    ***

