University Bremerhaven



Prof. Dr.-Ing. Kai Mueller

Kadhschule**\Bremerhave**j

Sample Test SY-SOC S14-ST

Time 120 minutes – use of class documents allowed –								
Name:			-	Percent:				
Matr. No.:					Grade:			
1	2	3	4	5	Σ			

(1) General SoC Questions

- (1.1) RISC / CISC Architecture
 - Memory types
 - Floating and fixed-point arithmetic
 - I-Cache / D-Cache (reasons, benefits)
 - Pipelining architecture (pros / cons; branch prediction)
 - Interrupt mechanism (hardware, software)
 - FPGA integrated CPUs, soft cores (i.e. PicoBlaze, MicroBlaze)

(2) SoC Block Diagram for an Industrial Control System

- (2.1) Complete the following block diagram for an industrial AC drive control system. The diagram should contain:
 - Required user logic blocks
 - IP block (available logic)
 - Processor
 - bus systems
 - signal connections





(3) DSP

State feedback control has to be designed with fixed point arithmetic. The state feedback coefficients are given by

 $F = [4.231 - 7.323 \ 14.2 \ 9.43].$

For the coefficients 14 bits are available; data is stored in 10 bit words.

- (3.1) Select optimal fixed point format for F (maximum precision, maximum possible number of fractional bits). What are the possible minimum and maximum values for this format?
- (3.2) What is the decimal weight for each bit position?
- (3.3) Draw a *detailed* block diagram for the product u = Fx and write down the fixed point formats after each sum and each product (enough digits to prevent overflows).

(4) SoC Hardware

PI Controller in hardware is required for performance reasons. A user logic AXI block for hardware solution of the PI controller should be designed. The PI controller parameters (proportional and integral gain) are:

 $p_{gain} = 0.8$ and $i_{gain} = 0.15$.

Word size of 16 bits should be used for coefficients and for data (signed fixed point integer).

- (4.1) Calculate the fixed point values for *p_gain* and *i_gain* in int16.14 format.
- (4.2) Analyze the hardware system according to the following figure:

A ALL	👸 Bus Interfaces	Ports	Addresses		
X X M M I I B B	Name		Bus Name	ІР Туре	IP Version
	a xi4_0			🚖 axi_interco	1.06.a
	- a xi4lite_0			🚖 axi_interco	1.06.a
	microblaze_0_dl	mb		☆ lmb_v10	2.00.b
	microblaze_0_iln	nb		☆ lmb_v10	2.00.b
	🗄 microblaze_0			🚖 microblaze	8.50.c
	🗈 microblaze_0_br	am_block		🚖 bram_block	1.00.a
	🗈 microblaze_0_d_	bram_ctrl		🚖 lmb_bram_i	3.10.c
	🗄 microblaze_0_i_l	bram_ctrl		🌟 Imb_bram_i	3.10.c
	■ MCB_DDR2			📺 axi_s6_ddrx	1.06.a
	🕀 debug_module			🚖 mdm	2.10.a
	🐵 microblaze_0_in	tc		🚖 axi_intc	1.04. a
	. ∎ axi_timer_0			👷 axi_timer	1.03.a
	🚯 - RS232_Uart_1			🚖 axi_uartlite	1.02. a
	i pictrl_0			🔫 pictrl	1.00.a
	clock_generator	0		🚖 clock_gene	4.03.a
	proc_sys_reset_0)		🚖 proc_sys_re	3.00.a

(4.3) Assume that you created a userlogic.vhd file with register support for hardware PI controller block. Moreover the library

ieee.std_logic_arith.all has been included to allow for conversion between std_logic_vector and integer (and subtypes of integer).

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
```

Hints:

Write the userlogic.vhd file for PI controller hardware calculation. Take care that a start condition exists to calculate one discrete step. Input and output data is transferred by registers.

(4.4) Explain the major elements which carry out the algorithm. Use the supplied synthesis report below:

```
_____
HDL Synthesis Report
Macro Statistics
# Multipliers
                                              : 2
16x13-bit multiplier
                                              : 1
16x15-bit multiplier
                                              : 1
# Adders/Subtractors
                                              : 2
32-bit adder
                                              : 2
# Registers
                                              : 2
32-bit register
                                              : 2
# FSMs
                                              : 1
_____
Device utilization summary:
_____
Selected Device : 6slx45csg324-3
Slice Logic Utilization:
                            2 out of 54576
Number of Slice Registers:
                                                08
                              3 out of
Number of Slice LUTs:
                                        27288
                                                 0%
                           3 out of
   Number used as Logic:
                                        27288
                                                 08
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 5
  Number with an unused Flip Flop: 3 out of
                                                60%
                                          5
                               2 out of
  Number with an unused LUT:
                                           5
                                                40%
  Number of fully used LUT-FF pairs: 0 out of
                                           5
                                                08
  Number of unique control sets:
                               1
IO Utilization:
Number of IOs:
                              99
Number of bonded IOBs:
                              83 out of 218
                                                38%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                              1 out of
                                           16
                                                6%
                               2 out of
Number of DSP48A1s:
                                           58
                                                 38
```

(5) SoC Software

The software side for the PI controller hardware should be written.

(5.1) Assume that xparameters.h contains the base address for the PI controller hardware:

```
/* Definitions for peripheral PICTRL_0 */
#define XPAR_PICTRL_0_BASEADDR 0x76400000
```

Write the driver for your PI controller hardware from (4) producing a similar output as below:

```
-- PI (Hardware) Test V0.0a ---
=> s
[integr] = 2458
[pi out] = 13107
=> s
[integr] = 4916
[pi out] = 15565
=> s
[integr] = 7374
[pi_out] = 18023
=> s
[integr] = 9832
[pi out] = 20481
=> s
[integr] = 12290
[pi_out] = 22939
=> s
[integr] = 14748
[pi out] = 25397
=> s
[integr] = 17206
[pi_out] = 27855
=> s
[integr] = 19664
[pi_out] = 30313
=> x
[integr] = 22122
[pi out] = 32771
Thank you for using PI.
Is the output reasonable?
```

Bus Interfaces Ports Add	esses					
Instance	Base Name	Base Address	High Address	Size	Bus	Interface(s)
🖮 microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	💂 SLM	В
microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	💂 SLM	В
RS232_Uart_1	C_BASEADDR	0x40600000	0x4060FFFF	64K	📡 S_A)	I
microblaze_0_intc	C_BASEADDR	0x41200000	0x4120FFFF	64K	💂 S_A)	a
debug_module	C_BASEADDR	0x41400000	0x4140FFFF	64K	- S_Α)	(I
asi_timer_0	C_BASEADDR	0x41C00000	0x41C0FFFF	64K	¥ S_A	a a
	C_BASEADDK	0x76400000	UX764UFFFF	64K	<u> </u>	(I
See MICE_DDK2	C_SU_AXI_BASE	. UXA8UUUUUU	UXAFFFFFF	120171	₩ 50_A	(AI
pitest.elf:	file for	mat elf32	-microblaz	eel		
Sections:						
Idx Name	Size	VMA	LMA	Fi	le off	Alan
0 vectors re	sot 000000	00000			000094	2**2
				000 00	0000074	2 2
I .Vectors.sw	_exception	00000008	00000008	00000	000	
0000009c 2**2						
2 .vectors.in	terrupt 00	000008 0	0000010 0	0000010	00000	00a4
2 **2						
3 .vectors.hw	exception	0000008	00000020	00000	020	
000000b4 2**	2 -					
4 .text	000013b	a80000	00 a80000	00 000	000bc	2**2
5 .init	0000003	3c a80013	b8 a80013	b8 000	01474	2**2
6 .fini	0000002	20 a80013:	f4 a80013	f4 000	014b0	2**2
7 .ctors	0000000	08 a80014	14 a80014	14 000	014d0	2**2
8 .dtors	0000000	08 a80014	1c a80014	1c 000	014d8	2**2
9 .rodata	0000045	6 a800142	24 a80014	24 000	014e0	2**2
10 .sdata2	0000000)6 a80018 [.]	7a a80018	7a 000	01936	2**0
11 .data	0000012	28 a80018	80 a80018	80 000	01938	2**2
12 .bss	0000002	20 a80019a	a8 a80019	a8 000	01a60	2**2
13 .heap	0000040	0 a800190	c8 a80019	c8 000	01a60	2**0
14 .stack	0000040	0 a8001d	c8 a8001d	c8 000	01a60	2**0

What could be done to speed up program execution (Hint: linking progress)?