

PicoBlaze Instruction Set

Table 3-1 summarizes the entire PicoBlaze instruction set, which appears alphabetically. Instructions are listed using the KCPSM3 syntax. If different, the pBlazIDE syntax appears in parentheses. Each instruction includes an overview description, a functional description, and how the ZERO and CARRY flags are affected. For more details on each instruction, see [Appendix C, “PicoBlaze Instruction Set and Event Reference.”](#)

Table 3-1: PicoBlaze Instruction Set (alphabetical listing)

Instruction	Description	Function	ZERO	CARRY
ADD sX, kk	Add register sX with literal kk	$sX \leftarrow sX + kk$?	?
ADD sX, sY	Add register sX with register sY	$sX \leftarrow sX + sY$?	?
ADDCY sX, kk (ADDC)	Add register sX with literal kk with CARRY bit	$sX \leftarrow sX + kk + CARRY$?	?
ADDCY sX, sY (ADDC)	Add register sX with register sY with CARRY bit	$sX \leftarrow sX + sY + CARRY$?	?
AND sX, kk	Bitwise AND register sX with literal kk	$sX \leftarrow sX \text{ AND } kk$?	0
AND sX, sY	Bitwise AND register sX with register sY	$sX \leftarrow sX \text{ AND } sY$?	0
CALL aaa	Unconditionally call subroutine at aaa	TOS \leftarrow PC PC \leftarrow aaa	-	-
CALL C, aaa	If CARRY flag set, call subroutine at aaa	If CARRY=1, {TOS \leftarrow PC, PC \leftarrow aaa}	-	-
CALL NC, aaa	If CARRY flag not set, call subroutine at aaa	If CARRY=0, {TOS \leftarrow PC, PC \leftarrow aaa}	-	-
CALL NZ, aaa	If ZERO flag not set, call subroutine at aaa	If ZERO=0, {TOS \leftarrow PC, PC \leftarrow aaa}	-	-
CALL Z, aaa	If ZERO flag set, call subroutine at aaa	If ZERO=1, {TOS \leftarrow PC, PC \leftarrow aaa}	-	-
COMPARE sX, kk (COMP)	Compare register sX with literal kk. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If sX=kk, ZERO \leftarrow 1 If sX<kk, CARRY \leftarrow 1	?	?
COMPARE sX, sY (COMP)	Compare register sX with register sY. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If sX=sY, ZERO \leftarrow 1 If sX<sY, CARRY \leftarrow 1	?	?
DISABLE INTERRUPT (DINT)	Disable interrupt input	INTERRUPT_ENABLE \leftarrow 0	-	-

Table 3-1: PicoBlaze Instruction Set (alphabetical listing)

Instruction	Description	Function	ZERO	CARRY
ENABLE INTERRUPT (EINT)	Enable interrupt input	$\text{INTERRUPT_ENABLE} \leftarrow 1$	-	-
Interrupt Event	Asynchronous interrupt input. Preserve flags and PC. Clear INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.	Preserved $\text{ZERO} \leftarrow \text{ZERO}$ Preserved $\text{CARRY} \leftarrow \text{CARRY}$ $\text{INTERRUPT_ENABLE} \leftarrow 0$ $\text{TOS} \leftarrow \text{PC}$ $\text{PC} \leftarrow 3\text{FF}$	-	-
FETCH sX, (sY) (FETCH sX, sY)	Read scratchpad RAM location pointed to by register sY into register sX	$sX \leftarrow \text{RAM}[(sY)]$	-	-
FETCH sX, ss	Read scratchpad RAM location ss into register sX	$sX \leftarrow \text{RAM}[ss]$	-	-
INPUT sX, (sY) (IN sX, sY)	Read value on input port location pointed to by register sY into register sX	$\text{PORT_ID} \leftarrow sY$ $sX \leftarrow \text{IN_PORT}$	-	-
INPUT sX, pp (IN)	Read value on input port location pp into register sX	$\text{PORT_ID} \leftarrow pp$ $sX \leftarrow \text{IN_PORT}$	-	-
JUMP aaa	Unconditionally jump to aaa	$\text{PC} \leftarrow aaa$	-	-
JUMP C, aaa	If CARRY flag set, jump to aaa	If $\text{CARRY}=1$, $\text{PC} \leftarrow aaa$	-	-
JUMP NC, aaa	If CARRY flag not set, jump to aaa	If $\text{CARRY}=0$, $\text{PC} \leftarrow aaa$	-	-
JUMP NZ, aaa	If ZERO flag not set, jump to aaa	If $\text{ZERO}=0$, $\text{PC} \leftarrow aaa$	-	-
JUMP Z, aaa	If ZERO flag set, jump to aaa	If $\text{ZERO}=1$, $\text{PC} \leftarrow aaa$	-	-
LOAD sX, kk	Load register sX with literal kk	$sX \leftarrow kk$	-	-
LOAD sX, sY	Load register sX with register sY	$sX \leftarrow sY$	-	-
OR sX, kk	Bitwise OR register sX with literal kk	$sX \leftarrow sX \text{ OR } kk$?	0
OR sX, sY	Bitwise OR register sX with register sY	$sX \leftarrow sX \text{ OR } sY$?	0
OUTPUT sX, (sY) (OUT sX, sY)	Write register sX to output port location pointed to by register sY	$\text{PORT_ID} \leftarrow sY$ $\text{OUT_PORT} \leftarrow sX$	-	-
OUTPUT sX, pp (OUT sX, pp)	Write register sX to output port location pp	$\text{PORT_ID} \leftarrow pp$ $\text{OUT_PORT} \leftarrow sX$	-	-
RETURN (RET)	Unconditionally return from subroutine	$\text{PC} \leftarrow \text{TOS}+1$	-	-
RETURN C (RET C)	If CARRY flag set, return from subroutine	If $\text{CARRY}=1$, $\text{PC} \leftarrow \text{TOS}+1$	-	-
RETURN NC (RET NC)	If CARRY flag not set, return from subroutine	If $\text{CARRY}=0$, $\text{PC} \leftarrow \text{TOS}+1$	-	-
RETURN NZ (RET NZ)	If ZERO flag not set, return from subroutine	If $\text{ZERO}=0$, $\text{PC} \leftarrow \text{TOS}+1$	-	-
RETURN Z (RET Z)	If ZERO flag set, return from subroutine	If $\text{ZERO}=1$, $\text{PC} \leftarrow \text{TOS}+1$	-	-

Table 3-1: PicoBlaze Instruction Set (alphabetical listing)

Instruction	Description	Function	ZERO	CARRY
RETURNI DISABLE (RETI DISABLE)	Return from interrupt service routine. Interrupt remains disabled.	PC \leftarrow TOS ZERO \leftarrow Preserved ZERO CARRY \leftarrow Preserved CARRY INTERRUPT_ENABLE \leftarrow 0	?	?
RETURNI ENABLE (RETI ENABLE)	Return from interrupt service routine. Re-enable interrupt.	PC \leftarrow TOS ZERO \leftarrow Preserved ZERO CARRY \leftarrow Preserved CARRY INTERRUPT_ENABLE \leftarrow 1	?	?
RL sX	Rotate register sX left	sX \leftarrow {sX[6:0],sX[7]} CARRY \leftarrow sX[7]	?	?
RR sX	Rotate register sX right	sX \leftarrow {sX[0],sX[7:1]} CARRY \leftarrow sX[0]	?	?
SL0 sX	Shift register sX left, zero fill	sX \leftarrow {sX[6:0],0} CARRY \leftarrow sX[7]	?	?
SL1 sX	Shift register sX left, one fill	sX \leftarrow {sX[6:0],1} CARRY \leftarrow sX[7]	0	?
SLA sX	Shift register sX left through all bits, including CARRY	sX \leftarrow {sX[6:0],CARRY} CARRY \leftarrow sX[7]	?	?
SLX sX	Shift register sX left. Bit sX[0] is unaffected.	sX \leftarrow {sX[6:0],sX[0]} CARRY \leftarrow sX[7]	?	?
SR0 sX	Shift register sX right, zero fill	sX \leftarrow {0,sX[7:1]} CARRY \leftarrow sX[0]	?	?
SR1 sX	Shift register sX right, one fill	sX \leftarrow {1,sX[7:1]} CARRY \leftarrow sX[0]	0	?
SRA sX	Shift register sX right through all bits, including CARRY	sX \leftarrow {CARRY,sX[7:1]} CARRY \leftarrow sX[0]	?	?
SRX sX	Arithmetic shift register sX right. Sign extend sX. Bit sX[7] is unaffected.	sX \leftarrow {sX[7],sX[7:1]} CARRY \leftarrow sX[0]	?	?
STORE sX, (sY) (STORE sX, sY)	Write register sX to scratchpad RAM location pointed to by register sY	RAM[(sY)] \leftarrow sX	-	-
STORE sX, ss	Write register sX to scratchpad RAM location ss	RAM[ss] \leftarrow sX	-	-
SUB sX, kk	Subtract literal kk from register sX	sX \leftarrow sX - kk	?	?
SUB sX, sY	Subtract register sY from register sX	sX \leftarrow sX - sY	?	?
SUBCY sX, kk (SUBC)	Subtract literal kk from register sX with CARRY (borrow)	sX \leftarrow sX - kk - CARRY	?	?
SUBCY sX, sY (SUBC)	Subtract register sY from register sX with CARRY (borrow)	sX \leftarrow sX - sY - CARRY	?	?

Table 3-1: PicoBlaze Instruction Set (alphabetical listing)

Instruction	Description	Function	ZERO	CARRY
TEST sX, kk	Test bits in register sX against literal kk. Update CARRY and ZERO flags. Registers are unaffected.	If (sX AND kk) = 0, ZERO ← 1 CARRY ← odd parity of (sX AND kk)	?	?
TEST sX, sY	Test bits in register sX against register sY. Update CARRY and ZERO flags. Registers are unaffected.	If (sX AND sY) = 0, ZERO ← 1 CARRY ← odd parity of (sX AND sY)	?	?
XOR sX, kk	Bitwise XOR register sX with literal kk	sX ← sX XOR kk	?	0
XOR sX, sY	Bitwise XOR register sX with register sY	sX ← sX XOR sY	?	0

sX = One of 16 possible register locations ranging from s0 through sF or specified as a literal

sY = One of 16 possible register locations ranging from s0 through sF or specified as a literal

aaa = 10-bit address, specified either as a literal or a three-digit hexadecimal value ranging from 000 to 3F or a labeled location

kk = 8-bit immediate constant, specified either as a literal or a two-digit hexadecimal value ranging from 00 to FF or specified as a literal

pp = 8-bit port address, specified either as a literal or a two-digit hexadecimal value ranging from 00 to FF or specified as a literal

ss = 6-bit scratchpad RAM address, specified either as a literal or a two-digit hexadecimal value ranging from 00 to 3F or specified as a literal

RAM[n] = Contents of scratchpad RAM at location n

TOS = Value stored at Top Of Stack

Address Spaces

As shown in [Table 3-2](#), the PicoBlaze microcontroller has five distinct address spaces. Specific instructions operate on each of the address spaces.

Table 3-2: PicoBlaze Address Spaces and Related Instructions

Address Space	Size (Depth x Width)	Addressing Modes	Instructions that Operate on Address Space
Instruction	1Kx18	Direct	<ul style="list-style-type: none"> • JUMP • CALL • RETURN • RETURNI • INTERRUPT event • RESET event <p>All others increment the PC to the next location</p>
Register File	16x8	Direct	<ul style="list-style-type: none"> • LOAD • AND • OR • XOR • TEST (read only) • ADD • ADDCY • SUB • SUBCY • COMPARE (read only) • SR0 • SR1 • SRX • SRA • RR • SL0 • SL1 • SLX • SLA • RL • INPUT • OUTPUT (read only) • STORE (read only) • FETCH
Scratchpad RAM	64x8	Direct Indirect	<ul style="list-style-type: none"> • STORE • FETCH
I/O	256x8	Direct Indirect	<ul style="list-style-type: none"> • INPUT • OUTPUT
CALL/RETURN Stack	31x10	N/A	<ul style="list-style-type: none"> • CALL • Enabled INTERRUPT event • RETURN • RETURNI • RESET event